

# SANYO Semiconductors DATA SHEET



# **CMOSIC B LC72715PW** — Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder

### **Overview**

The LC72715PW is a data demodulation LSI for receiving FM multiplex broadcasts for mobile reception in the DARC format. This LSI includes an on-chip bandpass filter for extracting the DARC signal from the FM baseband signal. It also integrates a decoder that performs the VICS data processing on the same chip and can implement a compact, multifunction VICS reception system. LC72715PW is control-compatible with LC72714W and LC72710LW. (Description of dGPS reception function has been deleted, because the dGPS service finished at the end of March 2008). Note that a contract with the VICS Center is required to evaluate this LSI's sample and to produce VICS compatible products. It also requires a contract with the NHK Engineering Service to produce VICS compatible products.

### **Functions**

- Adjustment-free 76kHz SCF bandpass filter
- Built-in VICS decoder
- MSK delay detection system based on a 1T delay.
- Error correction function based on a 2T delay (in the MSK detection stage)
- Digital PLL based clock regeneration function
- Shift-register 1T and 2T delay circuits
- Block and frame synchronization detection circuits
- Functions for setting the number of allowable BIC errors and the number of synchronization protection operations.
- Error correction using (272, 190) codes
- Built-in layer 4 CRC code checking circuit
- On-chip frame memory and memory control circuit for vertical correction
- 7.2MHz crystal oscillator circuit
- Two power saving modes: STNBY and EC STOP
- Applications can use either a parallel CPU interface (DMA) or a CCB serial interface.
- Supply voltage: 2.7V to 3.6V
  - CCB is a registered trademark of SANYO Semiconductor Co., Ltd.
  - CCB is SANYO Semiconductor's original bus format. All bus addresses are managed by SANYO Semiconductor for this format.
  - Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
  - Specifications of any and all SANYO Semiconductor Co., Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd. http://semicon.sanyo.com/en/network

## Specifications

## . Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub>		-0.3 to +4.0	V
Input voltage	V <sub>IN</sub> 1	A0/CL, A1/CE, A2/DI, RST, STNBY (V <sub>DD</sub> is equal to 2.7V or more.)	-0.3 to +5.6	V
		A0/CL, A1/CE, A2/DI, RST, STNBY (V <sub>DD</sub> is less than 2.7V.)	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IN</sub> 2	Input pin other than V <sub>IN</sub> 1	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage	VOUT	Output pin	-0.3 to V <sub>DD</sub> +0.3	V
Output current	IOUT1	INT, RDY, DREQ, D0 to D15, $\overline{DO}$	0 to 2.0	mA
	IOUT <sup>2</sup>	Output pin other than I <sub>OUT</sub> 1	0 to 1.0	mA
Allowable output current (total)	ITTL	Total for all the output pins	10	mA
Allowable power dissipation	Pd max		200	mW
Operating temperature	Topr	Ta≤85°C	-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

## Allowable Operating Ranges at Ta = -40°C to +85°C, $V_{\mbox{\scriptsize SS}}$ = 0V

Deremeter	Cumbal	Din Nome	Turne	Conditions		Ratings		unit	
Parameter	Symbol	Pin Name	Туре	Conditions	min	typ	max	unit	
Supply voltage	V <sub>DD</sub>				2.7		3.6	V	
Input high-level voltage	V <sub>IH</sub> 1	A0/CL, A1/CE, A2/DI, RST, STNBY	Schmitt		0.7V <sub>DD</sub>		5.5	V	
	V <sub>IH</sub> 2	IOCNT1, IOCNT2, DACK D0, D1, D2, D3, D4, D5, D6, D7 WR, RD, A3, CS	Schmitt		0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH</sub> 3	SP, BUSWD, TIN, TPC1, TPC2, TOSEL1, TOSEL2			0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
Input low-level voltage	V <sub>IL</sub> 1	A0/CL, A1/CE, A2/DI, RST, STNBY	Schmitt		0.0		0.3V <sub>DD</sub>	V	
	V <sub>IL</sub> 2	IOCNT1, IOCNT2, DACK D0, D1, D2, D3, D4, D5, D6, D7 WR, RD, A3, CS	Schmitt		0.0		0.3V <sub>DD</sub>	V	
	V <sub>IL</sub> 3	SP, BUSWD, TIN, TPC1, TPC2, TOSEL1, TOSEL2			0.0		0.3V <sub>DD</sub>	V	
Oscillation frequency	FOSC	XIN, XOUT	Oscillation circuit	Within ±250ppm		7.2		MHz	
XIN input sensitivity	VXI	XIN		Capacitive coupling	400			mVrms	
Input amplitude	VMPX1	MPXIN	SCF	100% demodulation composite V <sub>DD</sub> =3.3V	120		500	mVrms	
	VMPX2	MPXIN	SCF	100% demodulation composite V <sub>DD</sub> =2.7V	120		450	mVrms	

## LC72715PW


					F	Ratings		
Parameter	Symbol	Pin Name	Туре	Conditions	min	typ	max	unit
Input high-level current	I <sub>IH</sub> 1	A0/CL, A1/CE, A2/DI, RST, STNBY	Schmitt				1.0	μA
	I <sub>IH</sub> 2	IOCNT1, IOCNT2, DACK D0, D1, D2, D3, D4, D5, D6, D7 WR, RD, A3, CS	Schmitt				1.0	μA
	I <sub>IH</sub> 3	SP, BUSWD, TIN, TPC1, TPC2, TOSEL1, TOSEL2					1.0	μA
Input low-level current	l <sub>IL</sub> 1	A0/CL, A1/CE, A2/DI, RST, STNBY	Schmitt		-1.0			μΑ
	I <sub>IL</sub> 2	IOCNT1, IOCNT2, DACK D0, D1, D2, D3, D4, D5, D6, D7 WR, RD, A3, CS	Schmitt		-1.0			μΑ
	IIL3	SP, BUSWD, TIN, TPC1, TPC2, TOSEL1, TOSEL2			-1.0			μΑ
Output high-level voltage	V <sub>OH</sub> 1	CLK16, DATA, FLOCK, BLOCK, FCK, BCK, CRC4	CMOS	I <sub>OH</sub> =-1mA	V <sub>DD</sub> -0.4			V
	V <sub>OH</sub> 2	DREQ, RDY, D0, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, INT	CMOS	I <sub>OH</sub> =-2mA	V <sub>DD</sub> -0.4			V
Output low-level voltage	V <sub>OL</sub> 1	CLK16, DATA, FLOCK, BLOCK, FCK, BCK, CRC4	CMOS	I <sub>OL</sub> =1mA			0.4	V
	V <sub>OL</sub> 2	DREQ, RDY, D0, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, INT	CMOS	I <sub>OL</sub> =2mA			0.4	v
	V <sub>OL</sub> 3	DŌ	Nch-Open Drain	I <sub>OL</sub> =2mA			0.4	V
Output leakage current	IOFF	DŌ		V <sub>O</sub> =V <sub>DD</sub>			1.0	μA
Hysteresis voltage	VHYS	A0/CL, A1/CE, A2/DI, RST, STNBY, IOCNT1, IOCNT2, DACK D0, D1, D2, D3, D4, D5, D6, D7 WR, RD, A3, CS				0.1V <sub>DD</sub>		V
Internal feedback resistance	RF	XIN, XOUT				1.0		MΩ
Current drain	IDD					6	12	mA

### **Electrical Characteristics** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{DD} = 2.7V$ to 3.6V, $V_{SS} = 0V$

## Bandpass Filter Characteristics at Ta = 25°C, $V_{DD}$ = 2.7V to 3.6V, $V_{SS}$ = 0V


Parameter	Symbol	Conditions	min	typ	max	unit	
Input resistance	RMPX	MPXIN-Vssa, f=100kHz		50		kΩ	
Reference supply voltage output	VREF	Vref, Vdda=3V		1.5		V	
BPF center frequency	FC	FLOUT		76.0		kHz	
-3dB band width	FBW	FLOUT		19.0		kHz	
Group-delay in band width	DGD	FLOUT			±7.5	μs	
Gain	Gain	FLOUT-MPXIN, f=76kHz		20		dB	
Attenuation characteristic	ATT1	FLOUT, f=50kHz	25			dB	
	ATT2	FLOUT, f=100kHz	15			dB	
	ATT3	FLOUT, f=30kHz	50			dB	
	FLOUT, f=150kHz	50			dB		

## **Block Diagram**




## **Package Dimensions**

unit : mm (typ) 3190A



## **Pin Assignment**



#### **List of Pin Functions**

Pin No.	Name of Pin	IO Form	State with RST="L"	Description of Functions
1	XOUT	0	Oscillation	Pin for system clock (crystal oscillator)
2	Vddd	-	-	Digital power pin
3	IOCNT1	I	Input	Data bus I/O control 1 input pin (Parallel IF) * Connect to Vssd when CCB IF (SP=H) is to be used.
4	IOCNT2	I	Input	Data bus I/O control 2 input pin (Parallel IF) * Connect to Vssd when CCB IF (SP=H) is to be used.
5	CLK16	0	L	Clock regeneration monitor pin
6	DATA	0	L	Demodulation data monitor pin
7	FLOCK	0	L	Frame synchronization flag output pin (H: synchronized)
8	BLOCK	0	L	Block synchronization flag output pin (H: synchronized)
9	FCK	0	L	Frame start signal output pin
10	BCK	0	L	Block start signal output pin
11	CRC4	0	н	Layer 4 CRC check result output pin
12	DREQ	0	н	DMA REQ signal output pin (parallel IF)
13	DACK	I	Input	DMA ACK signal input pin (parallel IF) * Connect to Vddd when CCB IF (SP=H) is to be used.
14	Vssd	-	-	Digital GND pin
15	Vddd	-	-	Digital power pin
16	RDY	0	н	Read data READY signal output pin (parallel IF)

Continued on next page.

Continued from	m preceding page.			
Pin No.	Name of Pin	IO Form	State with RST="L"	Description of Functions
17	D0	I/O	Input	Data bus 0 to 7 I/O pins (parallel IF)
18	D1	I/O	Input	Bus width switched to 8 bits or 16 bits according to the BUSWD setting * Connect to Vssd when CCB IF (SP=H) is to be used.
19	D2	I/O	Input	
20	D3	I/O	Input	
21	D4	I/O	Input	
22	D5	I/O	Input	
23	D6	I/O	Input	
24	D7	I/O	Input	
25	D8	0	Hi-Z	Data bus 8 to 15 output pins (parallel IF)
26	D9	0	Hi-Z	* Output OFF for 8 bit bus width (BUSWD=L)
27	D10	0	Hi-Z	
28	D11	0	Hi-Z	
29	D12	0	Hi-Z	
30	D13	0	Hi-Z	
31	D14	0	Hi-Z	1
32	D15	0	Hi-Z	
33	INT	0	н	Interrupt output pin for external CPU
34	Vddd	-	-	Digital power pin
35	Vssd	-	-	Digital GND pin
36	DŌ	0	Hi-Z(H)	DO output pin (CCB IF)
37	NC	-	-	NC pin (This pin must be open.)
38	WR	I	Input	Write control signal input pin (parallel IF) * Connect to Vddd when CCB IF (SP=H) is to be used.
39	RD	I	Input	Read control signal input pin (parallel IF) * Connect to Vddd when CCB IF (SP=H) is to be used.
40	A0/CL	I	Input	CL input pin (CCB IF)/ address input pin 0 (parallel IF)
41	A1/CE	I	Input	CE input pin (CCB IF)/ address input pin 1 (parallel IF)
42	A2/DI	I	Input	DI input pin (CCB IF)/ address input pin 2 (parallel IF)
43	A3	I	Input	Address input pin 3 (parallel IF) * Connect to Vssd when CCB IF (SP=H) is to be used.
44	CS	I	Input	Chip selector input pin (parallel IF) * Connect to Vddd when CCB IF (SP=H) is to be used.
45	STNBY	I	Input	Standby mode input pin (H: standby)
46	RST	I	Input	System reset input pin (L: reset)
47	SP	I	Input	CCB/parallel setting input pin (H: CCB, L: parallel)
48	BUSWD	I	Input	Data bus width setting input pin (L: 8 bits, H: 16 bits)
49	TIN	Ι	Input	Test input pin (This pin must be connected to Vssd.)
50	NC	-	-	NC pin (This pin must be open.)
51	Vssa	-	-	Analog GND pin
52	Vref	AO	Vdda/2	Reference voltage output pin (Vdda/2)
53	MPXIN	AI	Input	Baseband (multiplex) signal input pin
54	Vdda	-	-	Analog power pin
55	FLOUT	AO	Vdda/2	Subcarrier output pin (76kHz BPF output)
56	CIN	AI	Input	Subcarrier input pin (comparator input)
57	NC	-	-	NC pin (This pin must be open.)
58	TPC1	I	Input	Test input pin (This pin must be connected to Vssd.)
59	TPC2	I	Input	Test input pin (This pin must be connected to Vssd.)
60	TEST	I	Input	Test mode setting pin (This pin must be connected to Vssd.)
	1	1	la a vit	Test input pin (This pin must be connected to Vssd.)
61	TOSEL1	I	Input	rest input pin (mis pin must be connected to visu.)
61 62	TOSEL1 TOSEL2	I I	Input	Test input pin (This pin must be connected to Vssd.)

## Internal Equivalent Circuit of Analog Pins

Name of pin Pin number in parentheses	Internal equivalent circuit
MPXIN(53)	∕\\/►
FLOUT(55)	
CIN(56)	Vref
Vref(52)	Vdda Vssa

## CPU Interface <CCB Mode>

CCB (Computer Control Bus), which is the Sanyo original serial bus format for Sanyo's acoustic LSIs, performs data input and output.

The CCB address is transmitted with CE= "L", acknowledging the CCB I/O mode when CE is set to "H".

#### (1) List of CCB modes

		CC		ddress					Description	
Hexadecimal	B0	B1	B2	B3	A0	A1	A2	A3	I/O mode	Description
FAh	0	1	0	1	1	1	1	1	Input	16-bit control data input
FBh	1	1	0	1	1	1	1	1	Output	Output of data corresponding to the input clock (CL) portion
FCh	0	0	1	1	1	1	1	1	Input	Layer 4 CRC check circuit data input (on the 8-bit units)
FDh	1	0	1	1	1	1	1	1	Output	Output of the register only


#### (2) Data input (CCB address FAh)

This is to set data to the LSI internal register. DI input includes both CCB address FAh and 16-bit data (DI0 to DI15) are input.

Assignment of each bit is as shown in the table below. Though DI12 to DI15 are invalid data, it is necessary to enter the arbitrary data so that the total of 16 bits can be obtained. For the contents of each register and register address, refer to the chapter of CPU registers.

(Note that writing into the layer 4 CRC check register will be described later (for the CCB address, use FCh.))

(LSB)	Input data (8-bit)					(MSB)		Register	address		Invalid data	
DI0	DI1 DI2 DI3 DI4 DI5 D			DI6	DI7	DI8	DI9	DI10	DI11	DI12 to DI15		
BIT0	BIT1	BIT2	BIT3	BIT4	BIT5	BIT6	BIT7	BIT0	BIT1	BIT2	BIT3	BIT4 to BIT7



(3) Output of the corrected data (CCB address FBh)

The corrected packet data is output from LSI. The CCB address, FBh, is input in DI.

The valid data to be output is maximum 288 bits. If the clock input (CL input) is interrupted halfway to set CE to the "L" level, data output is not troubled by the next interrupt.

①The maximum data to be output is 288 bits (36 bytes) and the leading two bytes, to which the status register (STAT) contents and the block number register (BLNO) contents are added, are output.

©STAT and BLNO, which are the register contents outputs, are output respectively with LSB first.

③The corrected data is output sequentially beginning with the leading bit in data of one block.

The BIC code is not output.

⑤In case of data reading for multiple times by one interrupt signal (INT), the output data is not guaranteed.

STAT (8)	BLN0 (8)	Data block (176)		Error-corrected data	Layer 2 CRC (14)	Parity (82)
$D\overline{O}0$ to $D\overline{O}7$	$D\overline{O}8$ to $D\overline{O}15$	DO16	to	DO191	$D\overline{O}192$ to $D\overline{O}205$	$D\overline{O}206$ to $D\overline{O}287$


## LC72715PW

	tEL ¦ <del>&lt; &gt;¦&lt; &gt;</del> ¦ tES
CE	
	tCH ¦<>¦<>¦ tCL tEH ¦<>¦
CL	
t	SU ¦ <del>&lt;&gt;¦&lt;</del> >¦tHD
DI	<u>X B0 X B1 X B2 X B3 X A0 X A1 X A2 X A3</u>
	$\rightarrow$ $\leftarrow$ tDDO $\rightarrow$ $\leftarrow$ tDDO2
dō	DO0 X DO1 X DO2 XDO285 XDO286 X DO287 X

(4) Layer 4 CRC check circuit (CCB address FCh)


This is a function to detect the error in the data group (Layer 4 CRC), transmitting the data group of specified number of bytes, via the CCB interface, to LSI. The CCB address is FCh. In this case, it is not necessary to send register address.

The length of data group to be transmitted is on the 8-bit units. Here is not any upper limit (such as N pieces in the figure below) for the length of data to be transmitted at a time and data transmission can be divided into multiple times.



(5) Register output (CCB address FDh)

This is the dedicated register that can read only the status register (STAT) and block number register (BLNO) in LSI. To DI, the CCB address (FDh) is input. Data is output in order of the status register and the block number register.



Symbol	Parameter	min	typ	max	unit
tCL	Clock "L" level time	0.7			μs
tCH	Clock "H" level time	0.7			μs
tSU	Data setup time	0.7			μs
tHD	Data hold time	0.7			μs
tEL	CE wait time	0.7			μs
tES	CE setup time	0.7			μs
tEH	CE hold time	0.7			μs
tLC	Data latch change time			0.7	μs
tDDO *1	$\overline{DO}$ data output time	277		555	ns
tDDO2	$D\overline{O}$ data output off time	140			ns
tCRC	CRC4 change period			0.7	μs

\*1 DO data output change time from the "H" level to the "L" level. Output change time from the "L" level to the "H" level is determined by the external pull-up resistance value and load capacitance value.

## CPU Interface <Parallel Mode>


This LSI can perform control via the parallel interface, in addition to the CCB interface. To use the parallel interface, it is necessary to set the SP pin = L. The data bus width can be selected with the BUSWD pin. (BUSWD pin - L: 8 bits, H: 16 bits)

The DMA transmission method can also be selected according to the setting of control register.

#### (1) Data input (register setting)

Data is set to the register in LSI. For accessing, input the register address to A0 to A3 pins and the write data to the D(n) pin.

Set the CS pin = L, and then the WR pin = L. Subsequently, by setting the WR pin = H and the CS pin = H after the tWWRL period, the data can be set to the register. It is necessary to keep an interval of tCYWR or more before the next data input.




### (2) Register output

This is to read data from the register in LSI. Only the status register (STAT) and block number register (BLNO) in LSI can be read.

For accessing, input the register address in A0 to A3, set the CS pin = L, and then the RD pin = L. This causes the RDY pin to change from "H" to "L". Then, data is output from the D(n) pin after the RDY pin becomes "H". It is necessary to keep an interval of tCYRD or more before the next data output. (n: 0-7 for BUSWD=L and 0 - 15 for BUSWD=H.)


By setting bit 3 (RDY) = 1 of the control register 2, the RDY pin output method can be changed. In this case, the RDY pin changes from "H" to "L" in the timing enabling output of the acquired data and the pin returns to "H" after the end of data output (shown as Timing 2 in the figure).



#### (3) Corrected data output

This is to output the packet data after correction processing from LSI. The total length of output data is 176 bits (22 Bytes) only, and the Layer 2 CRC data (14 bits) and parity data (82 bits) are not output. The corrected data is output, on either the 8-bit or 16-bit units, sequentially from the leading data among those in one packet. The BIC code is not output.

The accessing method is the same as for the register output and the address "0" is input to A0 to A3 pins. Since this is different from the register output in the timing conditions during access, the timing chart is shown here separately from the register output. The RDY signal output method can also be selected similarly.



#### (4) Layer 4 CRC check output


This is a function to detect error of data group (layer 4 CRC). The CRC4 pin = "H" or bit1 (CRC4) = 1 of the status register after writing of the data group into the layer 4 CRC register means that there is no error. The accessing method is the same as for the data input, and the address "6h" of the layer 4 CRC register is input into the register address.

#### (5) DMA transmission output

Setting bit0 (DMA) = 1 of control register 2 causes the DMA mode, allowing the corrected data to be output in the DMA method.

For accessing, input the address "0h" to A0 to A3 pins after falling of the DREQ output pin, setting the CS pin = L, and then the RD pin = L. After the DREQ pin = H, data is acquired from the D(n) pin. Then, the wait state occurs for the tCYDM period or longer till the DREQ pin becomes "L". In the DMA mode, only 8 bits can be selected for the data bus width. (n: 0 to 7 for BUSWD=L. Do not set BUSWD=H because it may cause fault.)

The DACK pin can be used instead of the RD pin for DMA transmission. In this case, it is necessary to set bit1  $(DMA_RD) = 1$  of the control register 2. It is also possible to change the polarity of DREQ and DACK pins. In this case, it is necessary to set bit4 (DREQ) = 1 and bit5 (DACK) = 1 of the control register 2.



Symbol	Parameter	min	typ	max	unit
tSARD	Address and CS to RD setup	20			ns
tHARD *1	RD to address and CS hold	0			ns
tWRDL	RD "L" level width	340			ns
tCYRD	RD cycle wait	150			ns
tWRDY	RDY width (at register output)	60		210	ns
tRDH	RD data hold	0		40	ns
tSAWR	Address and CS to WR setup	20			ns
tHAWR	WR to address and CS hold	20			ns
tCYWR	WR cycle wait	150			ns
tWWRL	WR "L" level width	200			ns
tWDS	WR data setup	20			ns
tWDH	WR data hold	20			ns
tDRDY	RDY output delay	0		40	ns
tDRDY2	RDY output delay 2	0		40	ns
tWDRD	RD width at output of corrected data BUSWD=L (8bit)	340			ns
	RD width at output of corrected data BUSWD=H (16bit)	620			ns
tWDRDY	RDY width at output of corrected data BUSWD=L (8bit)	60		210	ns
	RDY width at output of corrected data BUSWD=H (16bit)	300		490	ns
tRDDM	DMA start time	20			ns
tDREQ	DACK to DREQ delay			260	ns
tDATON	DATn output start time	0		40	ns
tDDATn	DATn output delay	0		40	ns
tCYDM	DMA cycle wait			420	ns
tWRDM	RD "L" level width at DMA transmission output	300			ns

\*1 Specified up to the earliest negating of A0 to A3 and CS

## **CPU Registers**

This LSI has both write registers and read registers. Access to the registers is made via CCB IF or parallel IF. Switching of access mode is made with the SP pin. (CCB IF: SP=H, Parallel IF: SP=L)

(1) Write registers

Setting any data to '0h' or '7h' or larger address of Write-registers is prohibited. Do not set any data to these addresses.

#### • List of write registers

ADR	R/W	Register Name	Description
Oh	-	-	Reserved (setting prohibited)
1h	W	BIC	Allowable number of BIC errors
2h	W	SYNCB	Block synchronization: error protection count
3h	W	SYNCF	Frame synchronization: error protection count
4h	W	CTL1	Control register 1
5h	W	CTL2	Control register 2
6h	W	CRC4	Layer 4 CRC register (for the parallel IF only. CCB to use the dedicated address)
7h and beyond	-	-	Reserved (setting prohibited)

#### • <u>1h <BIC>: Number of allowable BIC errors <Write Only></u>

#### Register to set the allowable number of BIC error bits for determination of synchronization

ADR	Register Name	Bit	Name	Description	Reset
1h	BIC	7-4	BIC_B	Backward protection value (initial value 2)	0010b
				Sets the number of allowable BIC error bits (when not synchronized).	00100
		3-0	BIC_F	Forward protection value (initial value 2)	0010b
				Sets the allowable number of BIC error bits (when synchronized).	duruu

When the block synchronization determination output (BLOCK) is to be used determination of whether or not there is any FM multiplex data, it is recommended to set the allowable number of BIC errors during backward protection to '0001b' or '0000b'.

## LC72715PW

#### • <u>2h <SYNCB>: Block synchronization: error protection count <Write Only></u>

	on of block synchronization.

ADR	Register Name	Bit	Name	Description	Reset
2h	SYNCB	7-4	SYNCB_B	Backward protection value (Register initial value 1: Number of backward protections 2)	0001b
				Number of backward protections = Backward protection value +1	00010
		3-0	SYNCB_F	Forward protection value (Register initial value 7: Number of forward protections 8)	0111b
				Number of forward protections = Forward protection value +1	UTTD

To change the set value, it is necessary to set the value determined by deducting 1 from the desired number of protections.

The number of forward and backward protections can be set separately. The conditions for counting the number of protections are as follows:

• Number of backward protections (not synchronized): BLOCK=L)

When the timing of the free-run counter for LSI internal synchronization agrees with that of received BIC, the protection counter is incremented by 1. Similarly, when the timing between the LSI internal counter and the received BIC is lost, the protection counter is cleared to zero. The count timing is the timing of the LSI internal counter. • Number of forward protections (synchronized: BLOCK=H)


Contrarily to the case of backward protection, the number of protections is counted up when the timing of LSI internal free-run counter is deviated from the received BIC detection timing. The number of protections is cleared to zero when they agree.

The figure below shows the agreement/disagreement between the LSI internal timing and received BIC timing and the relationship between the protection counter value and BLOCK signal.

For the number of forward/backward protections of 3, the protection counter value at a timing of BLOCK signal changeover is 2, that is, smaller by 1. The number of protections is determined in the internal circuit by comparing the register set value for the number of forward/backward protections and the protection counter. Accordingly, the register set value must be set to the value smaller than the desired number of protections by 1.

For example, when the number of both forward and backward protections is 3 as shown below, it is necessary to set '22h'. If the set value is '00h', the number of protections becomes 1 by definition for forward and backward protections. However, the operation becomes the same as for the state without the protection circuit.

When the block synchronization flag output (BLOCK) is to be used for determination whether or not there is FM multiplex data, it is recommended to reset the value severer than the initial value.



For the register set value of 22h: the number of both the forward and backward protections become 3.

• <u>3h <SYNCF>: Frame synchronization: error protection count <Write Only></u>

Register to set the number of frame synchronization protections for determination of frame synchronization

ADR	Register Name	Bit	Name	Description	Reset
3h	SYNCF	7-4	SYNCF_B	Backward protection value	
				(Register initial value 1: Number of backward protections 2)	0001b
				Number of backward protections = Backward protection value +1	
		3-0	SYNCF_F	Forward protection value	
				(Register initial value 7: Number of forward protections 8)	0111b
				Number of forward protections = Forward protection value +1	

To change the set value, it is necessary to set the value determined by deducting 1 from the desired number of protections. This LSI detects BIC peculiar change points exist at four points in one frame and increases/decreases the counts of protection counter by determining agreement/disagreement with the timing counter for LSI internal frame synchronization.

### • <u>4h <CTL1>: Control register 1 <Write Only></u>

Register to control the block reset ON/OFF, function activation/stop, and the data output method.

ADR	Register Name	Bit	Name	Description	Reset
4h	CTL1	7	CRC4_RST	Layer 4 CRC check circuit reset setting 1: Reset ON 0: Reset OFF To cancel reset, it is necessary to set 0.	0
		6	DO _MOVE	Sets the DO pin output method changeover 0: Hi-Z state retained in states other than data output 1: Changes in an interlocked manner with the INT signal	0
		5	INT_MOVE	<ul> <li>Sets changeover of corrected data output method *4</li> <li>O: Outputs only data received at completion of correction &amp; layer 2 CRC completion as well as during synchronization</li> <li>1: Outputs all of data</li> </ul>	0
		4	SYNC_RST	Synchronization regeneration circuit reset setting *1 1: Reset ON 0: Reset OFF 0 to be set to cancel reset	0
		3	EC_STOP	Error correction function down setting *2 0: All functions activated 1: Only MSK detector circuit and synchronization regeneration circuit activated	0
		2	VEC_HALT	Vertical error correction function down function *3 0: Executes vertical error correction and second horizontal correction. 1: Does not execute vertical error correction and second horizontal correction.	0
		1	-	Reserved	0
		0	-	Reserved	0

\*1 With SYNC\_RST=1, the synchronization status and the synchronization protection status are cleared, resulting in the unsynchronized state. This function enables rapid pull-in of frame synchronization when the frame synchronization of new tuned and received data is deviated during tuning of a radio receiver. In this case, registers such as the number of allowable BIC errors, the number of block forward/backward protections, and the number of frame forward/backward protections are not initialized. During reset, the INT signal is not output and the DO pin becomes the HI-Z output.

\*2 With EC\_STOP=1, all of operations and data output related to error correction is shut down. MSK demodulation, synchronization circuits, serial data input, and layer 4 CRC circuit remain operative.

- \*3 With VEC\_HALT=1 setting, all of LSI operation related to vertical correction and second horizontal correction are shut down. Only the data after first horizontal correction is output.
- \*4 Since the output mode will be modified depending on the setting of the VEC\_OUT flag or the result of horizontal error correction, refer to the "List of operation modes" section for detail.

### • <u>5h <CTL2>: Control register 2 <Write Only></u>

Register to control the parallel IF setting, vertically-corrected data output method, etc.

ADR	Register Name	Bit	Name	Description	Reset
5h	CTL2	7	Reserved	Either keep an initial value or set it to 0.	0
		6	BLK_RST	Block synchronization circuit reset setting *1	
				1: Reset ON 0: Reset OFF	0
				0 to be set to cancel reset	
		5	DACK	DACK signal polarity setting (effective for SP=L only)	
				0: Negative logic for DACK signal polarity	0
				1: Positive logic for DACK signal polarity	
		4	DREQ	DREQ signal polarity setting (effective for SP=L only)	
				0: Negative logic for DREQ signal polarity	0
				1: Positive logic for DREQ signal polarity	
		3	RDY	RDY signal timing setting (effective for SP=L only)	
				0: Outputs the RDY signal in the timing 1.	0
				1: Outputs the RDY signal in the timing 2.	
		2	VEC_OUT	Vertically error corrected data output method changeover setting *2	
				0: No vertically error corrected output if vertical error correction has not been made	0
				1: All data output even when vertical error correction has not been made	
		1	DMA_RD	DMA read control signal selection setting (effective for SP=L only)	
				0: RD signal used	0
				1: DACK signal used	
		0	DMA	DMA transmission function enable setting (effective for SP=L only)	
				0: DMA transmission not used for reading of corrected data	0
				1: DMA transmission used for reading of corrected data	

\*1 With BLK\_RST=1, the block synchronization state and block synchronization protection counter value are cleared. But this does not affect the functions related to frame synchronization.

\*2 With VEC\_OUT=1, one frame of data completely free from error. The data similar to the horizontally-corrected data is output in the timing of output of vertically-corrected data even when vertical correction has not been made.

### • <u>6h <CRC4>: Layer 4 CRC register <Write Only></u>

Register for data group writing to check the layer 4 CRC.

Used on with the parallel IF. The dedicated CCB address is to be used for CCB IF.

ADR	Register Name	Bit	Name	Description	Reset
6h	CRC4	7	CRCDAT7	Layer 4 CRC check data setting	0
		6	CRCDAT6	group comprising multiple bytes can be made.	0
		5	CRCDAT5		0
		4	CRCDAT4		0
		3	CRCDAT3	register or CRC4 pin output.	0
	2 CRCDAT2 1 CRCDAT1		0		
		1	CRCDAT1		0
		0	CRCDAT0		0

### (2) Read registers

#### • List of read registers

ADR	R/W	Register Name	Description
0h	R	PDATO	Input this address into A0 to A3 after reading of error-corrected data
1h	R	STAT	Status register
2h	R	BLNO	Block number register
3h and beyond	-	-	Reserved

Parallel mode: To read registers, send address shown in the list of read registers.

CCB mode: To read registers, send assigned CCB address (FBh or FDh). It is not necessary to send address shown in the list of read registers.

• <u>1h <STAT>: Status register <Read Only></u>

Register to confirm various states

ADR	Register Name	Bit	Name	Description	Reset
1h	STAT	7	VH	Determination on vertically error corrected data 0: Data for which only horizontal correction is performed 1: Data for which vertical and second horizontal correction after horizontal correction	0
				are performed	
		6	BLK	Block synchronization state 0: Data that is received when block synchronization is not established 1: Data that is received when block synchronization is established	0
		5	FRM	Frame synchronization state 0: Data that is received when frame synchronization is not established 1: Data that is received when frame synchronization is established	0
		4	ERR	<ul> <li>Error correction state</li> <li>0: Data whose correction is completed and for which error is not detected by the layer 2 CRC check</li> <li>1: Data whose correction is impossible or for which error is detected by the layer 2 CRC check.</li> </ul>	0
		3	PRI	Determination of parity block 0: Data that is estimated to be data block by the frame synchronization circuit 1: Data that is estimated to be parity block by the frame synchronization circuit	0
		2	HEAD	Frame head determination 1: Data that is estimated to be the frame head block by the frame synchronization circuit 0: Data other than above	0
		1	CRC4	Layer 4 CRC check result 0: Error in layer 4 CRC check result 1: No error in layer 4 CRC check result	1
		0	-	Reserved	0

• <u>2h <BLNO>: Block Number register <Read Only></u>

Register to confirm the output data block Number

ADR	Register Name	Bit	Name	Description	Reset
2h	BLNO	7	BLN7	Indicates the block Number or parity block Number of output data	0
		6	BLN6		0
		5	BLN5	Data block Number 0 to 189 Parity block Number 0 to 81	0
		4	BLN4		0
		3	BLN3		0
		2	BLN2		0
		1	BLN1		0
		0	BLN0		0

#### • Data renewal timing of read register

The timing for rewriting of read register (STAT, BLNO) data is 1ms up to a time point immediately before changing of INT from H to L.

#### • Read procedure of corrected data

Normally, the status register is first read because of occurrence of interrupt to check the condition of corrected output data that is output by the interrupt signal, determining whether or not read is necessary. For example, read is not made till the next interrupt if the error correction result is NG and read is not necessary.

For CCB IF, data read is made at the CCB address, 'FBh', and determination is made by means of the status information added by 16 bits to see if the subsequent data is to be read. When interrupting read, set the CE signal to "L".

It is possible to read the register in a manner asynchronous with the interrupt signal. For example, to check the current receiving state, read the status register to check BLK (data received during block synchronization) and FRM (data received during frame synchronization). In this case, read data is more close to the current receiving state, when VH=0 (data subject to horizontal correction only) information is used.

#### • Layer 4 CRC check

To perform layer 4 CRC check, the data group to be checked is transmitted. After transmission, it is determined that the data group is free from error if the CRC4 pin becomes the H-level output or the status register CRC4 (layer 4 CRC check result) is '1'.

The CRC4 pin or CRC4 flag of status register is either "H" or "1" when all bits of check register in LSI are "0". To perform layer 4 CRC check using this function, it is necessary to initialize the CRC check register in LSI before transmission of one group of one data group. Initialization is made by setting the CRC4\_RST (layer 4 CRC check circuit reset) of control register to '1'.

Subsequently, to transmit the layer 4 CRC check data, set CRC4\_RST back to 0 to cancel reset.

The generating polynomial of CRC code is as follows:  $G(X) = X^{16} + X^{12} + X^5 + 1$ 

## **Error Correction**

(1) Error Correction and Output Conditions of Error-corrected Data (in the default state)

The received data is subject to error detection by the layer 2 CRC and error correction by the (272,190) code for each one block (272 bits). At the end of correction, preparation for transmission to CPU is made and the INT signal is output. This is called "horizontal correction".

In the default state, this INT signal is output only when the output data concerned meets all of three conditions as follows:

<sup>(1)</sup>Data whose error correction is completed and for which layer 2 CRC detects no error

<sup>②</sup>Data received during block and frame synchronizations

③Data in the data packet

\*Depending on the register mode setting, horizontally-corrected data may be output regardless of conditions of  $\mathbb{O}$  to  $\mathbb{O}$  above.

When horizontal correction cannot cover completely, correction by the product code is made frame by frame. For data that cannot be horizontally corrected, the second horizontal correction is made.

This series of operations is called "vertical correction". Conditions for the data obtained from vertically-corrected output are as follows in the default state:

Data that cannot be corrected by horizontal correction, but that has been completely corrected by the vertical correction

<sup>②</sup>Data in the data packet

Accordingly, horizontally-corrected data is not output. Packet data that cannot be corrected horizontally or vertically is not output. The parity packet data after vertical correction is not output either.

Vertical correction is applied to the whole packet data that have been received during frame synchronization, and is executed when horizontal correction cannot correct all packet (block) data. Vertical correction is not made when the error-free data is received for one frame or when the received data is not in flame synchronization during reception. For the packet whose error has been corrected by horizontal correction and any error-free packet, vertical correction is not made to prevent faulty correction.

In the default setting, the applicable vertically-corrected output is not output when vertical correction has not been made.


\* Depending on the register mode setting, the vertically-corrected data may be output regardless of whether or not vertical correction is to be made.

#### (2) Error-corrected Data Output Timing (Basic Restrictions)

Data received by LSI is corrected error and written sequentially without any interruption into the output data buffer memory. Since this data buffer memory has a capacity for one-block data, the corrected data before reading is overwritten by the next data if data read is delayed. In consequence, it is essential to read data according to the timing stipulations shown below.

This LSI specifies the output timing for each of horizontally and vertically corrected data as follows:

- <sup>①</sup>Upon completion of preparation for the output data, LSI lowers the INT pin to "L" as a request for transmission.
- <sup>(2)</sup>Data output has the period during which only horizontal data can be read and the period during which horizontal and vertical data are read according to the time division.
- ③Complete data transmission within about 9ms after INT = "L". When only the horizontally-corrected data can be output, data transmission is possible for about 18ms. Even when CPU is in the course of reading, the output buffer is overwritten by the next output data once the specified time period is expired.
- The data amount that can be read by one horizontal and vertical transmission request (INT) is one block only. Vertically-corrected data is output sequentially beginning with the first block after completion of vertical correction, but the data of parity block is not output.




Period during which data guarantee is impossible

(3) Horizontally-corrected Data Output Timing (Relationship With The Received Data)

The timing relationship between the received data and interrupt control signal (INT) for horizontary-corrected data output is shown. But the delay from the actual received signal caused by demodulation in the MSK demodulation block is ignored.

Block synchronization is established by determining the BIC code. Data of the Nth packet can be output during receiving of the next (N + 1) packet data.



Period during which data cannot be guaranteed


#### (4) Vertically-corrected Data Output Timing

Vertical correction is made when the data of one frame is stored in the memory, frame synchronization has been established, and when horizontal correction cannot correct all of packet data. Vertical correction start timing is the head of a frame. During receiving of the first to 28<sup>th</sup> packets of the N-th frame, horizontal correction of each packet is made, transferring data to the CPU interface. Using the idling time in this period, vertical correction of the previous (N-1)-th frame data is made.

Vertically-corrected data is output for the amount equivalent to 190 blocks sequentially beginning with reception of the 29<sup>th</sup> packet (block), in such a manner that one block data is output each time one block is received. Only data of data block in the FM multiplex broadcasting frame is output.

The final 190<sup>th</sup> block is output during reception of the 218<sup>th</sup> block.

In the vertically-corrected data output timing, the packet data corrected by horizontal correction is not output (INT not issued). However, vertical correction data output order is not shortened for the amount equivalent to the packet data that is not output. For example, if the first to 100<sup>th</sup> data packets have been horizontally corrected, the 101<sup>st</sup> vertically corrected packet data is output, not at the reception point of the block Number 29<sup>th</sup>, but at the 129<sup>th</sup> packet data reception point.



#### (5) List of Operation Modes

Depending on the set value of INT\_MOVE (bit 5 of control register 1) and VEC\_OUT (bit 2 of control register 2), the INT signal output timing and output data are modified. In the table below, O indicates "output",  $\times$  indicates "no output." and - indicates "none applicable."

Parameter	INT_MOVE	VEC_OUT	Horizontal correction result	Horizontally-corrected output			Vertically-corrected output	
				OK data	NG data	Parity	OK data	NG data
Default value	0	0	ОК	0	-	×	×	-
			NG	0	×	×	O *1	×
Mode 1	1	1	ОК	0	-	0	O *2	-
			NG	0	0	0	O *2	0
Mode 2	1	0	ОК	0	-	0	× *3	-
			NG	0	0	0	O *4	0
Mode 3	0	1	ОК	0	-	×	0	-
			NG	0	×	×	0	0

\*1 Only data whose horizontal correction result is NG and whose vertical correction result is OK is output.

\*2 All of vertically-corrected outputs (190 blocks/frame) are output, in both cases of horizontal correction result of OK and NG, regardless of whether the vertical correction result is OK or NG.


\*3 The vertically-corrected data is not output when there is no data that is determined to be NG because all the horizontal correction results are OK.

\*4 When there is any data whose horizontal correction result becomes NG, all of vertically-corrected outputs (190 blocks/frame) are output regardless of whether the vertical correction result is OK or NG.

### **Application Sample Circuit Diagram**

This is an application circuit example when the CCB serial interface is selected, using a microcomputer operating on the supply voltage of 3V.

The  $D\overline{O}$  pin must be pulled up by a resistor to the supply voltage.



#### <Note>


The capacitance value to be connected to the above crystal oscillator is the reference value. Before use, confirm that oscillation is free from trouble using the actual substrate.

## Cautions

### **Operation at Reset and Standby**

(1) Reset signal

Reset operation is performed by setting the RST pin input level to  $V_{IL}$  or less for 300ns or more at the supply voltage ( $V_{DD}$ ) of 2.5V or more. (See the figure below). Be sure to perform reset operation at power ON.



(2) Pin state at reset

Refer to the list of pin functions.

#### (3) Reset operation range

The reset signal causes reset inside LSI, causing return to the initial state. Though the crystal oscillation circuit is not stopped, the internal divider circuit is stopped.

#### (4) Data input after reset

If 300ns or more time has elapsed after completion of reset, the register write control circuit is ready for activation.

(5) Standby mode

Set the STNBY pin to the "H" level, and LSI enters the standby mode. In this mode, all of LSI operations can be stopped. After canceling of STNBY, the time is required till the crystal oscillation circuit becomes stable. Digital pin output states during standby is the same as for that during reset. On the other hand, analog output pins (FLOUT, Vref) are L outputs (Vdda/2 is output during reset).

Similarly to the case of reset, the LSI inside is reset to return to the initial state.

• The DARC (Data Radio Channel) FM multiplex broadcast technology was developed by NHK (Japan Broadcasting Corporation).

- The DARC is a registered trademark of NHK Engineering Services, Inc. (NHK-ES).
- A separate contract with NHK-ES is required in advance for the manufacture and/or sales of electronic equipment in Japan and other countries that uses the patents, which are related to DARC technology, and which are registered in Japan and such other countries by NHK independently or in cooperation with a third party.
- DARC and the logo shown on the right-hand side can be displayed on electronic equipment that uses DARC technology by the conclusion of a contract with NHK-ES.

Please contact NHK Engineering Services for further details.

Contact information: NHK Engineering Services,Inc. Phone: +81- (0)3-5494-2400 (main) URL: http://www.nes.or.jp/index.html



\*Note

The number of shipments of this LSI will be reported to NHK-ES by SANYO Semiconductor Co., Ltd (the number of samples is excluded).

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of December, 2010. Specifications and information herein are subject to change without notice.