October 1996 Revised May 2003

NC7SZ00 TinyLogic UHS 2-Input NAND Gate

FAIRCHILD

SEMICONDUCTOR

NC7SZ00 TinyLogic® UHS 2-Input NAND Gate

General Description

The NC7SZ00 is a single 2-Input NAND Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad V_{CC} operating range. The device is specified to operate over the 1.65V to 5.5V V_{CC} operating range. The inputs and output are high impedance when $V_{\mbox{CC}}$ is 0V. Inputs tolerate voltages up to 6V independent of V_{CC} operating voltage.

Features

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak[™] leadless package
- Ultra High Speed; t_{PD} 2.4 ns typ into 50 pF at 5V V_{CC}
- High Output Drive; ±24 mA at 3V V_{CC}
- Broad V_{CC} Operating Range; 1.65V–5.5V
- Matches the performance of LCX when operated at $3.3V V_{CC}$
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ00M5X	MA05B	7Z00	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZ00P5X	MAA05A	Z00	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ00L6X	MAC06A	YY	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel


Logic Symbol




Pin Descriptions


-	
Pin Names	Description
А, В	Inputs
Y	Output
NC	No Connect

Function Table




Connection Diagrams





(Top View)

Pad Assignment for MicroPak



(Top Thru View)

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

© 2003 Fairchild Semiconductor Corporation DS012156

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +6V
DC Input Voltage (V _{IN})	-0.5V to +6V
DC Output Voltage (V _{OUT})	-0.5V to +6V
DC Input Diode Current (I _{IK})	
@V _{IN} < -0.5V	–50 mA
@ V _{IN} > 6V	+20 mA
DC Output Diode Current (I _{OK})	
@V _{OUT} < -0.5V	–50 mA
@ V _{OUT} > 6V, V _{CC} = GND	+20 mA
DC Output Current (I _{OUT})	± 50 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	± 50 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature under Bias (T_J)	150°C
Junction Lead Temperature (TL);	
(Soldering, 10 seconds)	260°C
Power Dissipation (P _D) @ +85°C	
SOT23–5	200 mW
SC70–5	150 mW

Recommended Operating Conditions (Note 2)

Supply Voltage Operating (V_{CC})	1.65V to 5.5V
Supply Voltage Data Retention (V_{CC})	1.5V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to V_{CC}
Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$
Input Rise and Fall Time (t _r , t _f)	
V _{CC} @ 1.8V, 2.5V ±0.2V	0 ns/V to 20 ns/V
$V_{CC} @ 3.3V \pm 0.3V$	0 ns/V to 10 ns/V
$V_{CC} @ 5.0V \pm 0.5V$	0 ns/V to 5 ns/V
Thermal Resistance (θ_{JA})	
SOT23-5	300°C/W
SC70-5	425°C/W
Note 1: Absolute maximum ratings are DC values to	beyond which the device

Note 1 Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.


DC Electrical Characteristics

Symbol	Parameter	V _{cc}	V_{CC} $T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
5,110,01		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level Input Voltage	1.65 to 1.95	0.75 V _{CC}			0.75 V _{CC}		V		
		2.3 to 5.5	0.70 V _{CC}			$0.70~V_{\rm CC}$		v		
V _{IL}	LOW Level Input Voltage	1.65 to 1.95			0.25 V _{CC}		0.25 V _{CC}	V		
		2.3 to 5.5			$0.30 \ V_{CC}$		$0.30~\mathrm{V_{CC}}$	v		
V _{OH}	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		1.8	1.7	1.8		1.7				
		2.3	2.2	2.3		2.2		V	$V_{IN}=V_{IL}$	$I_{OH} = -100 \ \mu A$
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29				$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V _{OL}	LOW Level Output Voltage	1.65		0.0	0.1		0.08			
		1.8		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1	V	$V_{IN}=V_{IH}$	$I_{OL} = 100 \ \mu A$
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I _{IN}	Input Leakage Current	0 to 5.5			±1		±10	μΑ	V _{IN} = 5.5\	
I _{OFF}	Power Off Leakage Current	0.0			1		10	μA	$V_{\rm IN}$ or $V_{\rm OI}$	
I _{CC}	Quiescent Supply Current	1.65 to 5.5			2.0		20	μΑ	V _{IN} = 5.5\	, GND

Symbol	Parameter	V _{CC}		$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	Figure
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number
t _{PLH} ,	Propagation Delay	1.65	2.0	5.4	11.4	2.0	12			
t _{PHL}		1.8	2.0	4.5	9.5	2.0	10.0	ns		
		2.5 ± 0.2	0.8	3.0	6.5	0.8	7.0		C _L = 15 pF,	Figures 1, 3
		3.3 ± 0.3	0.5	2.4	4.5	0.5	4.7		$R_L = 1 M\Omega$	
		5.0 ± 0.5	0.5	2.0	3.9	0.5	4.1			
t _{PLH,}	Propagation Delay	3.3 ± 0.3	1.5	2.9	5.0	1.5	5.2		$C_{L} = 50 \text{ pF},$	Figures 1, 3
t _{PHL}		5.0 ± 0.5	0.8	2.4	4.3	0.8	4.5	ns	$R_L = 500\Omega$	
CIN	Input Capacitance	0		4				pF		
C _{PD}	Power Dissipation Capacitance	3.3		24				~F	(Nata 2)	Figure 0
		5.0		30				pF	(Note 3)	Figure 2

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression: $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC} static).$

AC Loading and Waveforms



 C_L includes load and stray capacitance Input PRR = 1.0 MHz; t_w = 500 ns $\mbox{FIGURE 1. AC Test Circuit}$

$$\label{eq:linear} \begin{split} &\text{Input} = \text{AC Waveform}; \ t_r = t_f = 1.8 \ \text{ns}; \\ &\text{PRR} = 10 \ \text{MHz}; \ \text{Duty Cycle} = 50\% \end{split}$$




FIGURE 2. I_{CCD} Test Circuit




FIGURE 3. AC Waveforms

NC7SZ00





Tape and Reel Specification

Tape Format for SC70 and SOT23


Tape Format for SC70 and SC123									
Package	Таре	Number	Cavity	Cover Tape					
Designator	Section	Cavities	Status	Status					
	Leader (Start End)	125 (typ)	Empty	Sealed					
M5X, P5X	Carrier	3000	Filled	Sealed					
	Trailer (Hub End)	75 (typ)	Empty	Sealed					

TAPE DIMENSIONS inches (millimeters)





SECTION A-A



BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-5	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
	8 mm	(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)
SOT23-5	8 mm	0.130	0.130	0.138 ± 0.002	0.055 ± 0.004	0.157	0.315 ± 0.012
	0 11111	(3.3)	(3.3)	(3.5 ± 0.05)	(1.4 ± 0.11)	(4)	(8 ± 0.3)

