January 2006



# NC7WZ02 TinyLogic<sup>®</sup> UHS Dual 2-Input NOR Gate

# **General Description**

The NC7WZ02 is a dual 2-Input NOR Gate from Fairchild's Ultra High Speed Series of TinyLogic<sup>®</sup>. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V<sub>CC</sub> operating range. The device is specified to operate over the 1.65V to 5.5V V<sub>CC</sub> range. The inputs and output are high impedance when V<sub>CC</sub> is 0V. Inputs tolerate voltages up to 7V independent of V<sub>CC</sub> operating voltage.

### Features


- Space saving US8 surface mount package
- MicroPak<sup>™</sup> Pb-Free leadless package
- Ultra High Speed: t<sub>PD</sub> 2.4ns typ into 50pF at 5V V<sub>CC</sub>
- High Output Drive: ±24mA at 3V VCC
- Broad VCC Operating Range: 1.65V to 5.5V
- Matches the performance of LCX when operated at 3.3V V<sub>CC</sub>
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

# **Ordering Information**

Order Number	Package Number	Package Code Top Mark	Package Description	Supplied As
NC7WZ02K8X	MAB08A	WZ02	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7WZ02L8X	MAC08A	P5	Pb-Free 8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.


# Logic Symbol




TinyLogic<sup>®</sup> is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

## **Connection Diagrams**

#### Pin Assignment for US8





#### US8 Pin One Orientation Diagram



AAA represents Product Code Top Mark – see ordering code

**Note:** Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).





### **Pin Descriptions**

Pin Name	Description
A <sub>n</sub> , B <sub>n</sub>	Inputs
Y <sub>n</sub>	Outputs

### Function Table

Y = A + B				
Inp	Outputs			
Α	В	Y		
L	L	Н		
L	Н	L		
Н	L	L		
Н	Н	L		

H = HIGH Logic Level L = LOW Logic Level

## **Absolute Maximum Ratings**

(The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.)

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7V
V <sub>IN</sub>	DC Input Voltage	–0.5V to +7V
V <sub>OUT</sub>	DC Output Voltage	–0.5V to +7V
I <sub>IK</sub>	DC Input Diode Current @ $V_{IN} \le -0.5V$	–50mA
I <sub>OK</sub>	DC Output Diode Current @ $V_{OUT} \le -0.5V$	–50mA
I <sub>OUT</sub>	DC Output Current	±50mA
I <sub>CC</sub> /I <sub>GND</sub>	DC V <sub>CC</sub> /GND Current	±100mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
TJ	Junction Temperature under Bias	150°C
TL	Junction Lead Temperature (Soldering, 10 seconds)	260°C
P <sub>D</sub>	Power Dissipation @ +85°C	250mW

# **Recommended Operating Conditions**<sup>1</sup>

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage Operating	1.65V to 5.5V
V <sub>CC</sub>	Supply Voltage Data Retention	1.5V to 5.5V
V <sub>IN</sub>	Input Voltage	0V to 5.5V
V <sub>OUT</sub>	Output Voltage	0V to V <sub>CC</sub>
T <sub>A</sub>	Operating Temperature	–40°C to +85°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	
	V <sub>CC</sub> @ 1.8V±0.15V, 2.5V±0.2V	0ns/V to 20ns/V
	V <sub>CC</sub> @ 3.3V±0.3V	0ns/V to 10ns/V
	V <sub>CC</sub> @ 5.0V±0.5V	0ns/V to 5ns/V
$\theta_{JA}$	Thermal Resistance	250°C/W

### Notes:

1. Unused inputs must be held HIGH or LOW. They may not float.

				T <sub>A</sub> =					
Symbol					25°C		-40°C to +85°C		-
	Parameter	Conditions	$V_{CC}(V)$	Min	Тур	Max	Min	Max	Units
V <sub>IH</sub>	HIGH Level		1.65 to 1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V
	Input Voltage		2.3 to 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level		1.65 to 1.95			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V
	Input Voltage		2.3 to 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	
V <sub>ОН</sub>	High Level	$V_{IN} = V_{IL},$	1.65	1.55	1.65		1.55		V
	Output Voltage	I <sub>OH</sub> = −100μA	2.3	2.2	2.3		2.2		
			3.0	2.9	3.0		2.9		
			4.5	4.4	4.5		4.4		
		$I_{OH} = -4mA$	1.65	1.29	1.52		1.29		-
		I <sub>OH</sub> = -8mA	2.3	1.9	2.15		1.9		
		I <sub>OH</sub> = -16mA	3.0	2.4	2.80		2.4		
		$I_{OH} = -24mA$	3.0	2.3	2.68		2.3		
		I <sub>OH</sub> = -32mA	4.5	3.8	4.20		3.8		
V <sub>OL</sub>		$V_{IN} = V_{IH},$	1.65		0.0	0.1		0.1	V
		I <sub>OL</sub> = 100μA	2.3		0.0	0.1		0.1	1
			3.0		0.0	0.1		0.1	
			4.5		0.0	0.1		0.1	
		$I_{OL} = 4mA$	1.65		0.08	0.24		0.24	
		I <sub>OL</sub> = 8mA	2.3		0.10	0.3		0.3	
		I <sub>OL</sub> = 16mA	3.0		0.15	0.4		0.4	
		I <sub>OL</sub> = 24mA	3.0		0.22	0.55		0.55	
		I <sub>OL</sub> = 32mA	4.5		0.22	0.55		0.55	
IN	Input Leakage Current	V <sub>IN</sub> = 5.5V, GND	0 to 5.5			±0.1		±1.0	μA
OFF	Power OFF Leakage Current	V <sub>IN</sub> or V <sub>OUT</sub> = 5.5V	0.0			1		10	μA
lcc	Quiescent Supply Current	V <sub>IN</sub> = 5.5V, GND	1.65 to 5.5			1		10	μA

# AC Electrical Characteristics


						T <sub>A</sub> =					
					+25°C		–40°C t	o +85°C		Figure	
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Тур	Max	Min	Max	Units	Number	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	$R_L = 1M\Omega$ ,	1.8 ± 0.15	2.0	5.4	9.8	2.0	10	ns	Figure 1	
		C <sub>L</sub> = 15pF	C <sub>L</sub> = 15pF	2.5 ± 0.2	1.2	3.3	5.4	1.2	5.8		Figure 3
			3.3 ± 0.3	0.8	2.5	3.8	0.8	4.1			
			5.0 ± 0.5	0.5	2.0	3.0	0.5	3.3			
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	$R_L = 500\Omega$ ,	3.3 ± 0.3	1.2	3.1	4.6	1.2	5.0	ns	Figure 1	
		C <sub>L</sub> = 50pF	5.0 ± 0.5	0.8	2.4	3.7	0.8	4.0		Figure 3	
C <sub>IN</sub>	Input Capacitance		0		2.5				pF		
C <sub>PD</sub> Power Dissipation		Note 2	3.3		13.5				pF	Figure 2	
	Capacitance		5.0		17.5				1		

#### Notes:

2. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:


 $C_{PD} = I_{CCD} / (V_{CC}) (F).$ 

### AC Loading and Waveforms




 $^{*}C_{L}$  includes load and stray capacitance. Input PRR = 1.0MHz;  $t_{W}$  = 500ns

#### Figure 1. AC Test Circuit



Input = AC Waveform;  $t_r$ ,  $t_f$  = 1.8ns; PRR = 10MHz; Duty Cycle = 50%







Figure 3. AC Waveforms


# **Tape and Reel Specification**

### Tape Format for MircoPak

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
L8X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

### Tape Dimension inches (millimeters)






SCALE: 6X

5. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE







Tape Size	Α	В	С	D	Ν	W1	W2	W3
8 mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

pe Format for US8						
Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status		
K8X	Leader (Start End)	125 (typ)	Empty	Sealed		
	Carrier	3000	Filled	Sealed		
	Trailer (Hub End)	75 (typ)	Empty	Sealed		

Tape Dimension inches (millimeters)



└- 1.00±0.25 TYP



DETAIL A


3.40

GAGE PLANE 0.12

SEATING PLANE

MAB08AREVC

#### 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A



#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx <sup>™</sup> ActiveArray <sup>™</sup> Bottomless <sup>™</sup> Build it Now <sup>™</sup> CoolFET <sup>™</sup> <i>CROSSVOLT</i> <sup>™</sup> DOME <sup>™</sup> EcoSPARK <sup>™</sup> E <sup>2</sup> CMOS <sup>™</sup> EnSigna <sup>™</sup>	FAST <sup>®</sup> FASTr <sup>™</sup> FPS <sup>™</sup> FRFET <sup>™</sup> GlobalOptoisolator <sup>™</sup> GTO <sup>™</sup> HiSeC <sup>™</sup> I <sup>2</sup> C <sup>™</sup> <i>i-Lo</i> <sup>™</sup> ImpliedDisconnect <sup>™</sup>	ISOPLANAR <sup>™</sup> LittleFET <sup>™</sup> MICROCOUPLER <sup>™</sup> MicroFET <sup>™</sup> MicroPak <sup>™</sup> MICROWIRE <sup>™</sup> MSX <sup>™</sup> MSX <sup>™</sup> MSXPro <sup>™</sup> OCX <sup>™</sup> OCXPro <sup>™</sup>	PowerSaver <sup>™</sup> PowerTrench <sup>®</sup> QFET <sup>®</sup> QS <sup>™</sup> QT Optoelectronics <sup>™</sup> Quiet Series <sup>™</sup> RapidConfigure <sup>™</sup> RapidConnect <sup>™</sup> µSerDes <sup>™</sup> ScalarPump <sup>™</sup> Sul ENT SWITCHER <sup>®</sup>	SuperSOT <sup>™</sup> -6 SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> TinyLogic <sup>®</sup> TINYOPTO <sup>™</sup> TruTranslation <sup>™</sup> UHC <sup>™</sup> UltraFET <sup>®</sup> UniFET <sup>™</sup> VCX <sup>™</sup>
FACT <sup>™</sup>	IntelliMAX™	OPTOLOGIC <sup>®</sup> OPTOPLANAB™	SILENT SWITCHER <sup>®</sup> SMART START™	Wire™
FACT Quiet Serie		PACMAN <sup>™</sup>	SPM™	
The Power Fran	d. Around the world.™ chise <sup>®</sup>	POP™	Stealth™	
Programmable Active Droop <sup>™</sup>		Power247™	SuperFET™	
i iogiainnabio /		PowerEdge™	SuperSOT™-3	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILDÍS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.