

STD40NF3LL

N-CHANNEL 30V - 0.009Ω - 40A DPAK LOW GATE CHARGE STripFET™II POWER MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
STD40NF3LL	30 V	<0.011 Ω	40 A


- TYPICAL $R_{DS}(on) = 0.009 \Omega @ 10V$
- OPTIMAL R_{DS(on)} x Qg TRADE-OFF
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED)
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

DESCRIPTION


This application specific Power MOSFET is the third genaration of STMicroelectronis unique "Single Feature Size™" strip-based process. The resulting transistor shows the best trade-off between on-resistance and gate charge. When used as high and low side in buck regulators, it gives the best performance in terms of both conduction and switching losses. This is extremely important for motherboards where fast switching and high efficiency are of paramount importance.

APPLICATIONS

- SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY CPU CORE DC/DC **CONVERTERS**
- AUTOMOTIVE SWITCHING APPLICATIONS



INTERNAL SCHEMATIC DIAGRAM



Ordering Information

SALES TYPE	MARKING	PACKAGE	PACKAGING
STD40NF3LLT4	D40NF3LL@	TO-252	TAPE & REEL

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	30	V
V_{DGR}	Drain-gate Voltage (R_{GS} = 20 kΩ)	30	V
V_{GS}	Gate- source Voltage	± 16	V
I _D (•)	Drain Current (continuous) at T _C = 25°C	40	Α
I _D	Drain Current (continuous) at T _C = 100°C	28	Α
I _{DM} (••)	Drain Current (pulsed)	160	Α
P _{tot}	Total Dissipation at T _C = 25°C	80	W
	Derating Factor	0.53	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	5.5	V/ns
E _{AS} (2)	Single Pulse Avalanche Energy	850	mJ
T _{stg}	Storage Temperature	-55 to 175	°C
Tj	Operating Junction Temperature	-55 to 175	

Current limited by the package
 Pulse width limited by safe operating area.

⁽¹⁾ $I_{SD} \le 40A$, $di/dt \le 350A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{JMAX}$ (2) Starting $T_j = 25$ °C, $I_D = 20A$, $V_{DD} = 25V$

THERMAL DATA

Rthj-case Rthj-amb T _I Thermal Resistance Junction-cas Thermal Resistance Junction-am Maximum Lead Temperature For	ient Max	1.88 100 300	°C/W °C/W °C
---	----------	--------------------	--------------------

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	30			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating T_C = 125^{\circ}C$			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 16 V			±100	nA

ON (*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu A$	1			V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V V _{GS} = 4.5 V	I _D = 20 A I _D = 10 A		0.0090 0.0115	0.0110 0.0135	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (*)	Forward Transconductance	$V_{DS} = 15 \text{ V}$ $I_{D} = 20 \text{ A}$		23		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$, $f = 1 MHz$, $V_{GS} = 0$		1650 540 130		pF pF pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	$\begin{aligned} V_{DD} &= 15 \text{ V} & I_D &= 20 \text{ A} \\ R_G &= 4.7 \ \Omega & V_{GS} &= 4.5 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{aligned}$		23 156		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} =15 V I _D =40 A V _{GS} =4.5 V		24 8.5 12	33	nC nC nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$t_{d(off)} \ t_{f}$	Turn-off Delay Time Fall Time	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		27 28		ns ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (•)	Source-drain Current Source-drain Current (pulsed)				40 160	A A
V _{SD} (*)	Forward On Voltage	I _{SD} = 40 A V _{GS} = 0			1.3	V
t _{rr} Q _{rr} IRRM	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 40 \text{ A}$ di/dt = $100 \text{A}/\mu \text{s}$ $V_{DD} = 15 \text{ V}$ $T_j = 150 ^{\circ} \text{C}$ (see test circuit, Figure 5)		40 50 2.5		ns nC A

^(*)Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
(•)Pulse width limited by safe operating area.







Thermal Impedance




Output Characteristics




Source-drain Diode Forward Characteristics




Gate Charge vs Gate-source Voltage




Transfer Characteristics



Static Drain-source On Resistance




Capacitance Variations




/7/

Normalized Gate Threshold Voltage vs Temperature



Normalized Breakdown Voltage vs Temperature.



Normalized on Resistance vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



TO-252 (DPAK) MECHANICAL DATA


DIM.		mm			inch	
Divi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
Е	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039




DPAK FOOTPRINT

6.7 1.8 3.0 1.6 2.3 1.6 All dimensions are in millimeters

TUBE SHIPMENT (no suffix)*



TAPE AND REEL SHIPMENT (suffix "T4")*





REEL MECHANICAL DATA

DIM.	m	mm		ch
	MIN.	MAX.	MIN.	MAX.
Α		330		12.992
В	1.5		0.059	
С	12.8	13.2	0.504	0.520
D	20.2		0.795	
G	16.4	18.4	0.645	0.724
N	50		1.968	
Т		22.4		0.881

TAPE	MECHANICAL	$D\Delta T\Delta$
IAPE	MECHANICAL	DAIA

DIM.	mm		inch	
	MIN.	MAX.	MIN.	MAX.
A0	6.8	7	0.267	0.275
В0	10.4	10.6	0.409	0.417
B1		12.1		0.476
D	1.5	1.6	0.059	0.063
D1	1.5		0.059	
E	1.65	1.85	0.065	0.073
F	7.4	7.6	0.291	0.299
K0	2.55	2.75	0.100	0.108
P0	3.9	4.1	0.153	0.161
P1	7.9	8.1	0.311	0.319
P2	1.9	2.1	0.075	0.082
R	40		1.574	
W	15.7	16.3	0.618	0.641





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

 ${\small \circledR}$ 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com