

CLC501 High Speed, Output Clamping Op Amp

General Description

The CLC501 is a high speed current-feedback op amp with the unique feature of output voltage clamping. This feature allows both the maximum positive (V_{HIGH}) and negative (V_{LOW}) output voltage levels to be established. This is useful in a number of applications in which "downstream" circuitry must be protected from over driving input signals. Not only can this prevent damage to downstream circuitry, but can also reduce time delays since saturation is avoided. The CLC501's very fast 1ns overload/clamping recovery time is useful in applications in which information containing signals follow overdriving signals.

Engineers designing high resolution, subranging A/D systems have long sought an amplifier capable of meeting the demanding requirements of the residue amplifier function. Amplifiers providing the residue function must not only settle quickly, but recover from overdrive quickly, protect the second stage A/D, and provide high fidelity at relatively high gain settings. The CLC501, which excels in these areas, is the ideal design solution in this onerous application. To further support this application, the CLC501 is both characterized and tested at a gain setting of +32—the most common gain setting for residue amplifier applications.

The CLC501's other features provide a quick, high performance design solution. Since the CLC501's current feedback design requires no external compensation, designers need not spend their time designing compensation networks. The small 8-pin package and low, 180mW power consumption make the CLC501 ideal in numerous applications having small power and size budgets.

The CLC501 is available in several versions to meet a variety of requirements. A three letter suffix determines the version:

Enhanced Solutions (Military/Aerospace)

SMD Number: 5962-94597

- *Space level version also available.
- *For more information, visit http://www.national.com/mil


Features

- \blacksquare Output clamping (V_{HIGH} and V_{LOW})
- 1ns recovery from clamping/overdrive
- 0.05% settling in 12ns
- Characterized and guaranteed at A_V = +32
- Low power: 180mW


Applications


- Residue amplifier in high accuracy, subranging A/D systems
- High speed communications
- Output clamping applications
- Pulse amplitude modulation systems

Clamped Pulse Response



Connection Diagram





Ordering Information

Package	Temperature Range Industrial	Part Number	Package Marking	NSC Drawing	
8-Pin Plastic DIP	-40°C to +85°C	CLC501AJP	CLC501AJP	N08E	
8-Pin Plastic SOIC	-40°C to +85°C	CLC501AJE	CLC501AJE	M08A	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

±7V Supply Voltage (V_{CC})

Output is short circuit protected to ground, but maximum reliability will be maintained if I_{OUT} does not

60mA exceed... Common Mode Input Voltage $\pm V_{CC}$ Junction Temperature +150°C

Operating Temperature Range -40°C to +85°C

-65°C to +150°C Storage Temperature Range Lead Solder Duration (+300°C) 10 sec <1000V ESD Rating (Human Body Model) +7 to +50 Recommended Gain Range -1 to -50

Operating Ratings

Thermal Resistance

Package (θ_{JC}) (θ_{JA}) **MDIP** 70°C/W 125°C/W SOIC 65°C/W 145°C/W

Electrical Characteristics

(A_V = +32, V_{CC} = ± 5 V, R_L = 100Ω , R_f = 1.5Ω , V_H = +3V; unless specified)

Symbol	Parameters	Condition	Тур	Max & Min Ratings(Note 2)		(Note 2)	Units
Ambient T	emperature	CLC501AJ	+25°C	−40°C	+25°C	+85°C	
Frequenc	y Domain Response			•			
SSBW	-3dB Bandwidth	$V_{OUT} < 5V_{PP}$	75	>60	>60	>45	MHz
SS20	-3dB Bandwidth	$@A_V = +20, V_{OUT} < 2V_{PP}$	110	>85	>85	>55	MHz
	Gain Flatness	$V_{OUT} < 5V_{PP}$					
GFPL	Peaking	<15MHz	0	<0.1	<0.1	<0.1	dB
GFPH	Peaking	>15MHz	0	<0.2	<0.2	<0.2	dB
GFR	Rolloff	< 30MHz	0.2	<1.0	<1.0	<1.3	dB
LPD	Linear Phase Deviation	DC to 30MHz	0.2	<1.0	<1.0	<1.0	deg
Time Don	nain Response						
TRS	Rise and Fall Time	2V Step	4.7	<5.8	<5.8	<7.8	ns
TRL		5V Step	5.5	<6.5	<6.5	<8.0	ns
TSP	Settling Time to ±0.05%	2V Step	12	<18	<18	<24	ns
OS	Overshoot	2V Step	0	<5	<5	<5	%
SR	Slew Rate		1200	>800	>800	>700	V/µs
Distortion	And Noise Response					•	•
HD2	2nd Harmonic Distortion	2V _{PP} , 20MHz	-45	<-30	<-33	<-30	dBc
HD3	3rd Harmonic Distortion	2V _{PP} , 20MHz	-60	<-45	<-50	<-50	dBc
	Equivalent Input Noise						
SNF	Noise Floor	>1MHz	-158	<-156	<-156	<-155	dBm (1Hz)
INV	Integrated Noise	1MHZ to 100MHz	28	<35	<35	<40	μV
Clamp Pe	rformance						
OVC	Overshoot in Clamp	32x Overdrive	5	_	<15	_	%
TSO	Overload Recovery from Clamp	32x Overdrive	1	<3	<3	<3	ns
CDR	V _{io} Drift after Recovery		150	<200	<200	<200	μV
VOC	Clamp Accuracy(Note 3)	>2x Overdrive	0.1	<0.2	<0.2	<0.2	V
ICL	Input Bias Current on V _H , V _L		20	<100	<50	<50	μA
CBW	-3dB Bandwidth	$V_L, V_H = 2V_{PP}$	50	_	_	_	MHz
CMC	Useful Clamping Range	V _H or V _L		<±3.0	<±3.3	<±3.3	V
Static, DC	Performance	_					
VIO	Input Offset Voltage(Note 3)		1.5	<4.6	<3.0	<5.0	mV
DVIO	Average Temperature Coefficient		10	<20	_	<20	μV/°C
IBN	Input Bias Current(Note 3)	Non-Inverting	10	<37	<25	<35	μA

Electrical Characteristics (Continued)

(A_V = +32, V_{CC} = ± 5 V, R_L = 100Ω , R_f = 1.5Ω , V_H = +3V; unless specified)

Symbol	Parameters	Condition	Тур	Max & Min Ratings(Note 2)			Units
Static, DC	Performance			•			•
DIBN	Average Temperature Coefficient		100	<150	_	<100	nA/°C
IBI	Input Bias Current(Note 3)	Inverting	10	<46	<30	<40	μA
DIBI	Average Temperature Coefficient		100	<200	_	<100	nA/°C
PSRR	Power Supply Rejection Ratio		70	>55	>60	>60	dB
CMRR	Common Mode Rejection Ratio		70	>55	>60	>60	dB
ICC	Supply Current(Note 3)	No Load	18	<25	<24	<24	mA
Miscellan	eous Performance		•	•			
RIN	Non-Inverting Input	Resistance	150	>50	>100	>100	kΩ
CIN		Capacitance	4	<7	<7	<7	pF
RO	Output Impedance	at DC	0.2	<0.3	<0.3	<0.3	Ω
CMIR	Common Mode Input Range		3.0	>2.0	>2.5	>2.5	V
VO	Output Voltage Range	No Load	±3.5V	>±3.0	>±3.2	>±3.2	V
Ю	Output Current	-40°C to +85°C	±60	>±35	>±50	>±50	mA
Ю		-55°C to +125°C	±60	>±30	>±50	>±50	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.


Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Note 3: AJ 100% tested at +25°C, sample at +85°C

Typical Performance Characteristics (T_A = 25°, A_V = +32, V_{CC} = ±5V, R_L = 100 Ω , R_f = 1.5 Ω , V_H = +3V, V_L = -3V)

Non-Inverting Frequency Response


Inverting Frequency Response




DS012753-5

Typical Performance Characteristics ($T_A = 25^\circ$, $A_V = +32$, $V_{CC} = \pm 5V$, $R_L = 100\Omega$, $R_f = 1.5\Omega$, $V_H = +3V$, $V_L = -3V$)) (Continued)

Frequency Response for RLS




Open-Loop Transimpedance Gain, Z(s)




DS012753-7


2nd and 3rd Harmonic Distortion




2-Tone, 3rd Order, Intermodulation Intercept



Equivalent Input Noise




CMRR and **PSRR**




Typical Performance Characteristics ($T_A = 25^{\circ}$, $A_V = +32$, $V_{CC} = \pm 5V$, $R_L = 100\Omega$, $R_f = 1.5\Omega$, $V_H = +3V$, $V_L = -3V$)) (Continued)


Clamped Pulse Response




Settling, Clamped (32x overdrive)




Long-Term Settling, Clamped (32x overdrive)




Nonlinearity Near Clamp Voltage



Settling, Unclamped




Long-Term Settling, Unclamped



Typical Performance Characteristics ($T_A = 25^\circ$, $A_V = +32$, $V_{CC} = \pm 5V$, $R_L = 100\Omega$, $R_f = 1.5\Omega$, $V_H = +3V$, $V_L = -3V$)) (Continued)

Settling Time vs. Capacitive Load



Application Division




FIGURE 1. Recommended non-Inverting gain circuit




FIGURE 2. Recommended Inverting gain circuit




FIGURE 3. Recommended clamp biasing for clamp levels of +1V and -2V

Application Division (Continued)

Clamp Operation

The maximum positive or negative excursion of the output voltage is determine by voltage applied to the clamping pins, $V_{\rm H}$ and $V_{\rm L}$. $V_{\rm H}$ determines the positive clamping level; $V_{\rm L}$ determines the negative level. For example, if $V_{\rm H}$ is set at +2V and $V_{\rm L}$ is set at -0.5V the output voltage is restricted within this -0.5V to +2V range. When the output voltage tries to exceed this level, the amplifier goes into "clamp mode" and the output voltage limits at the clamp voltage.

Clamp Accuracy and Amplifier Linearity

Ideally, the clamped output voltage and the clamp voltage should be identical. In practice, however, there are two sources of clamp inaccuracy: the inherent clamp accuracy (which is shown in the specification page) and resistor divider action of open-loop output resistance of 10Ω and the load resistor. Or, in equation form,

$$V_{OUT, CLAMP} = (V_{H \text{ or } L} \pm 200 \text{ mV}) \frac{R_{L}}{R_{L} = 10 \Omega.}$$
 (1)

When setting the clamping voltage, the designer should also recognize that within about 200mV of the clamp voltage, amplifier linearity begins to deteriorate. (See plot on the previous page.)

Biasing V_H and V_L

Each of the clamping pins is buffered internally so simple resistive voltage divider circuits work well in providing the clamp voltages (see *Figure 3*). The 100Ω isolating resistor ensures stability when the clamp pin is connected to V $_{\rm CC}$ or when the clamp pins is driven by an external signal source; in other situations, such as the one described in *Figure 3*, the isolating resistor is not necessary.

 $V_{\rm H}$ should be biased more positively than $V_{\rm L}.~V_{\rm H}$ may be biased below 0V; however, with this biasing, the output voltage will actually clamp at 0V unless a simple pull down circuit is added to the op amp output. (When clamped against $V_{\rm H},$ the output cannot sink current.) An analogous situation and design solution exists for $V_{\rm L}$ when it is biased above 0V, but in this case, a pull up circuit is used to source current when the amplifier is clamped against $V_{\rm L}$.

The clamps, which have a bandwidth of about 50MHz, may be driven by high frequency signal source. This allows the clamping level to be modulated, which is useful in many applications such as pulse amplitude modulation. The source resistance of the signal source should be less than 500Ω to ensure stability.

Clamp-Mode Dynamics

As can be seen in the clamped pulse response plot on the previous page, clamping is virtually instantaneous. Note, however, that there can be a small amount of overshoot, as indicated on the specification page. The output voltage stays at the clamp voltage level as long as the product of the input voltage and the gain setting exceeds the clamp voltage. When the input voltage decreases, it will eventually reach a point where it is no longer trying to drive the output voltage above the clamp voltage. when this occurs, there is typically a 1ns "overload recovery from clamp," which is the time it takes for the op amp to resume linear operation. The normal op amp parameters, such as the rise time, apply when the op amp is in linear operation.

When the op amp is in clamp mode for more than about 100ns, a small thermal tail can be detected in the settling

performance. This tail, which has a maximum value of $200\mu V$ referred to the input, is proportional to the amount of time spent in clamp in clamp mode. In most applications, this will have only a minor effect. For example, in a system with a 100ns overdrive occurring with a duty cycle of 10%, the input-referred tail is $20\mu V$ which is only 0.001% of a 2V signal.

DC Accuracy and Noise

Since the two inputs for the CLC501 are quite dissimilar, the noise and offset error performance differs somewhat from that of a standard differential input amplifier. Specifically, the inverting input current noise is much larger than the non-inverting current noise. Also the two input bias currents are physically unrelated rendering bias current cancellation through matching of the inverting and non-inverting pin resistors ineffective.

In equation 3, the output offset is the algebraic sum of the equivalent input voltage and current sources that influence DC operation. Output noise is determined similarly except that a root-sum-of-squares replaced the algebraic sum. $R_{\rm s}$ is the non-inverting pin resistance.

PSRR and CMRR

The PSRR and CMRR performance plots on the previous page show performance for a circuit set at a gain of +32 and a source resistance of 0Ω . In current feedback op amps, common mode and power supply variations manifest themselves in changes in the op amp's bias currents (IBI for the inverting input and IBN for the non-inverting input) and in the offset voltage (VIO). At DC, these values are:

offset voltage (VIO). At DC, these values are:
$$\frac{\Delta VIO}{\Delta V_{cm}} = 130 \ \mu V/V$$

$$\frac{\Delta IBN}{\Delta V_{cm}} = 6 \ \mu A/V$$

$$\frac{\Delta IBI}{\Delta V_{cm}} = 2 \ \mu A/V$$

$$\frac{\Delta IBI}{\Delta V_{cm}} = 3 \ \mu A/V$$

$$\frac{\Delta IBI}{\Delta V_{cm}} = 3 \ \mu A/V$$

$$\frac{\Delta IBI}{\Delta V_{cm}} = 3 \ \mu A/V$$
(2)

The total effect, as reference to the input, is given by the following:

$$PSRR: = -20 \log \left[\frac{\Delta VIO}{\Delta V_{CC}} + \frac{\Delta IBN}{\Delta V_{CC}} R_{s} + \frac{\Delta IBI}{\Delta V_{CC}} R_{eq} \right]$$

$$CMRR: = -20 \log \left[\frac{\Delta VIO}{\Delta V_{cm}} + \frac{\Delta IBN}{\Delta V_{cm}} R_{s} + \frac{\Delta IBI}{\Delta V_{cm}} R_{eq} \right]$$
(3)


Where R_s is the equivalent resistance seen by the non-inverting input and $R_{\rm eq}$ is the equivalent resistance of R_g in parallel with R_f .


Printed circuit Layout

As with any high frequency device, a good PCB layout will enhance performance. Ground plane construction and good power supply bypassing close to the package are critical to achieving full performance. In the non-inverting configuration, the amplifier is sensitive to stray capacitance to ground at the inverting input. Hence, the inverting node connections should be small with minimal coupling to the ground plane. Shunt capacitance across the feedback resistor should not be used to compensate for this effect.


Evaluation PC boards (part number CLC730013 for through-hole and CLC730027 for SOIC) for the CLC501 are available.

Physical Dimensions inches (millimeters) unless otherwise noted





8-Pin SOIC
NS Package Number M08A



8-Pin MDIP NS Package Number N08E

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com

National Semiconductor

Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Tel: 81-3-5639-7560

Fax: 81-3-5639-7507